

Report Title:	ADuM520x Die Revision C Qualification		
Report Number:	8551		
Revision:	Α		
Date:	10 November 2010		



Summary

This report documents the successful completion of the reliability qualification requirements for release of the ADuM520x revision C family of products in a 16-SOIC_W package. The ADuM520x family of products consists of the ADuM5200, ADuM5201 and ADuM5202. The ADuM5200 was used as the qualification vehicle for the release of the ADuM520x family of products.

The ADuM520x is a 4-die architecture device: IC1 and IC2 are fabricated on 0.60um HV CMOS at ADI Limerick, the first transformer coil die (TC1) is fabricated on 0.35um at TSMC (then goes to ChipBond for 1M post processing) and the second transformer coil die (TC2) is fabricated on the 3M post processing at ChipBond. The revision C consisted in metal mask changes on IC1 and IC2 to fix start up issues.

The ADuM520x are dual channel digital isolators with *iso*Power, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler® technology, the dc-to-dc converter provides up to 500 mW of regulated, isolated power with 5.0 V input and 5.0 V output voltage, or 200 mW of power with 3.3 V input and 3.3 V output voltage.

Table 1: ADUM520x Product Characteristics

Die/Fab

Die ID	ADuM5200IC1 rev C	I5200IC1 ADuM5200IC2 ADuM5200TC ev C rev C ADuM5200TC		ADuM5400TC		
Die Size (mm)	1.43 x 2.60	1.43 x 2.60 1.43 x 2.60 1.14 x 1.60		1.30 x 3.15		
Wafer Fabrication Site	ADI Li	merick	TSMC Fab 9	ChipBond		
Wafer Fabrication Process	HV C	MOS	0.35um 2M	3M Isolator Process		
Transistor Count	973	973	0	0		
Passivation Layer	undoped-	oxide/SiN	doped-oxide/SiN	None		
Bond Pad Metal Composition	AlCu					
Die Overcoat	N	A	Polyimide – 1M - ChipBond	Polyimide		

Package/Assembly

Available Package	16-SOIC_W
Body Size (mm)	10.50 x 7.40 x 2.35
Assembly Location	Carsem-S
Molding Compound	Sumitomo 6600H
Wire Type	Gold Tanaka M3
Wire Diameter (mils)	1.30
Die Attach	Ablestik 84-1LMIS R4
Lead Frame Material	Copper
Lead Finish	Matte Sn
Moisture Sensitivity Level	3
Maximum Peak Reflow Temperature (°C)	260



Description / Results of Tests Performed

Tables 2 and 3 provide a description of the qualification tests conducted and the associated test results for products manufactured on the same technologies as described in Table 1. All devices were electrically tested before and after each stress. Any device that did not meet all electrical data sheet limits following stressing would be considered a valid (stress-attributable) failure unless there was conclusive evidence to indicate otherwise.

Table 2: SOIC_W at Carsem-S Package Qualification Test Results

Test Name	Spec	Conditions	Device	Package	Lot #	Sample Size	Qty. Failures
					Q6806.1	77	0
			ADUM 1410	ļ	Q6806.5	77	0
					Q6502.1	77	0
			ADuM5230		Q6502.4	77	0
		121°C			Q6502.7	77	0
Autoclave		100%RH	ADuM5400		Q6503.1	77	0
$(AC)^1$		2atm			Q6986.1	77	0
		96 hours	ADuM6132		Q6986.2	77	0
					Q6986.3	77	0
	JESD22-				Q7492.5	77	0
	A102		ADuM5400		Q7492.6	77	0
					Q7492.7	77	0
		121°C			Q8550.42	77	0
Autoclave		100%RH 2atm 200 hours 121°C	ADuM5401		Q8550.43	77	0
(AC)		100%RH 2atm 96 hours	ADuM5400	Carsem-S 16-SOIC_W	Q8550.41	77	0
		130°C 85%RH 2atm, Piacod	ADuM1410		Q6805.10	77	0
					Q6805.6	77	0
					Q6806.10	77	0
Discord					Q6806.6	77	0
Diaseu					Q7616.1	77	0
			ADuM1402		Q7616.10	77	0
(HAST)					Q7971.4	77	0
	JESD22-		ADuM5400		Q7492.10	77	0
	A110				Q7492.8	77	0
				-	Q7492.9	77	0
Biased		90 Hours A			Q8550.25	77	0
HAST					Q8550.26	77	0
(HAST) ²					Q8550.27	77	0
Biased					Q7233.7	77	0
HAST (HAST) ¹			ADuM7410		Q7233.9	77	0
High Temperature Storage Life (HTSL)	JESD22- A103	150°C 1,000 hours	ADuM5400		Q8550.10	77	0
Solder Heat Resistance (SHR) ²	۵۵۵۱-۵۵	See Footer	ADuM6200		Q8369.1	30	0
Solder Heat	ADI-0049	See Fooler			Q7492.12	11	0
Resistance			ADuM5400		Q7492.13	11	0
(SHR) ¹					Q7492.14	11	0



Test Name	Spec	Conditions	Device	Package	Lot #	Sample Size	Qty. Failures
Solder Heat					Q8550.34	11	0
Resistance	ADI-0049	See Footer	ADuM5400		Q8550.35	11	0
(SHR) ²					Q8550.36	11	0
					Q6805.12	77	0
		-65°C / +150°C 500 cycles	ADUM1410		Q6805.8	77	0
					Q6502.2	77	0
Temperature Cycling (TC) ¹	JESD22- A104		ADuM5230	Carsem-S 16-SOIC_W	Q6502.5	77	0
					Q6502.8	77	0
			ADuM5400		Q6503.4	77	0
			ADuM6132		Q6986.10	77	0
					Q6986.11	77	0
					Q6986.9	77	0
					Q7492.15	77	0
					Q7492.16	77	0
					Q7492.17	77	0
Temperature			ADUM5400		Q8550.31	77	0
Cycling				Q8550.32	77	0	
$(TC)^2$					Q8550.33	77	0

 These Samples were subjected to preconditioning (per J-STD-020 Level 1) prior to the start of the stress test. Level 1 preconditioning consists of the following: Bake: 24 hrs @ 125°C, Soak: Unbiased Soak: 168 hrs @ 85°C, 85%RH, Reflow: 3 passes through an oven with a peak temperature of 260°C.

2) These Samples were subjected to preconditioning (per J-STD-020 Level 3) prior to the start of the stress test. Level 3 preconditioning consists of the following: Bake: 24 hrs @ 125°C, Soak: Unbiased Soak: 192 hrs @ 30°C, 60%RH, Reflow: 3 passes through an oven with a peak temperature of 260°C.

Table 3: 0.6µm CMOS at ADI Limerick Fab Qualification Test Results

Test Name	Spec	Conditions	Device	Fab Process	Lot #	Sample Size	Qty. Failures
					Q7771.18	84	0
					Q7771.27	77	0
					Q7771.19	84	0
					Q7771.21	125	0
					Q7771.20	77	0
					Q7771.22	77	0
					Q7771.23	77	0
					Q7771.24	77	0
					Q7771.25	77	0
					Q7771.26	77	0
					Q7771.28	77	0
					Q7771.29	77	0
Early Life	MIL-STD-	125°C			Q7771.30	77	0
Failure Rate	883, Method	48 hours	ADuM5400W		Q7771.31	77	0
(ELFR)	1015				Q7771.32	77	0
					Q7771.33	77	0
					Q7771.34	77	0
					Q7771.35	11	0
					Q7771.36	62	0
					Q7771.37	77	0
					Q7771.38	77	0
					Q7771.39	77	0
					Q///1.40	77	0
					Q///1.42	//	0
					Q7771.43	//	0
					Q7771.44	//	0
					Q7771.45	77	0
Biased HAST					Q7492.9	77	0
(HAST) ^{2,3}				ADI Limerick	Q7492.10	77	0
				0.6µm CMOS	Q7492.8	77	0
Biased HAST		100%0		ADUM5400	06502.49	77	0
(HAST) ⁴		130 C	ADUM5400		06503.46	77	0
	JESD22-	03%RH 2atm Riasod			08550.25	77	0
Biased HAST	ATTO		hours		08550.25	77	0
(HAST) ^{4,3}		30 110013			08550.20	77	0
				-	07771 1	77	0
Biased HAST					07771.2	77	0
(HAST) ^{4,5}			ADUM5400W		07771.3	77	0
High					07671.23	45	0
Temperature					07671.22	45	0
Operating Life					Q7671.24	45	0
High			ADUM5400		06503 33	77	0
Temperature					06503.34	77	0
Operating Life		125°C < Tj <			Q6503.35	77	0
High		Riased 1 000			06502 14	77	0
Temperature		houre			06502.14	77	0
Operating Life	A108	nouis	ADUM5230		00002.10	11	0
(HTOL) ²					Q6502.16	77	0
High					Q///1.6		0
Operating Life (HTOL) ^{4,1}			ADuM5400W		Q7771.4	77	0
High		150°C < Tj <			Q8550.37	77	0
Temperature		175°C,			Q8550.38	77	0
Operating Life (HTOL) ^{4,3}		Biased 500 hours			Q8550.39	77	0

Test Name	Spec	Conditions	Device	Fab Process	Lot #	Sample Size	Qty. Failures	
High					Q7671.231	45	0	
Temperature Storage Life (HTSL) ³			ADUM5400	ADI Limerick 0.6µm CMOS	Q8550.10	77	0	
High Temperature Storage Life (HTSL) ⁵	JESD22- A103	150°C 1,000 hours	ADuM5401W		Q7771.7	45	0	
High				ADUM5230		Q6502.17	77	0
Temperature			ADUM5400		Q6503.13	77	0	
Storage Life					Q7492.11	77	0	
(HTSL) ³					Q6503.39	77	0	

1) Pre- and post-stress electrical test was performed at hot, ambient and cold temperatures.

2) These Samples were subjected to preconditioning (per J-STD-020 Level 1) prior to the start of the stress test. Level 1 preconditioning consists of the following: Bake: 24 hrs @ 125°C, Soak: Unbiased Soak: 168 hrs @ 85°C, 85%RH, Reflow: 3 passes through an oven with a peak temperature of 260°C.

3) Electrical test was performed at ambient temperatures.

4) These Samples were subjected to preconditioning (per J-STD-020 Level 3) prior to the start of the stress test. Level 3 preconditioning consists of the following: Bake: 24 hrs @ 125°C, Soak: Unbiased Soak: 192 hrs @ 30°C, 60%RH, Reflow: 3 passes through an oven with a peak temperature of 260°C.

5) Pre- and post-stress electrical test was performed at ambient and hot temperatures.

Samples of the many devices manufactured with these package and process technologies are continuously undergoing reliability evaluation as part of the ADI Reliability Monitor Program. Additional qualification data is available on <u>Analog Devices' web site</u>.

ESD Test Results

The results of Human Body Model (HBM), Machine Model (MM), and Field Induced Charge Device Model (FICDM) ESD testing are summarized in the ESD Results Table. ADI measures ESD results using stringent test procedures based on the specifications listed. Any comparison with another supplier's results should ensure that the same ESD test procedures have been used. For further details, please see the EOS/ESD chapter of the ADI Reliability Handbook (available via the 'Quality and Reliability' link at the <u>Analog Devices' web site</u>).

ESD Model	Package	ESD Test Spec	RC Network	Highest Pass Level	First Fail Level	Class
FICDM		ANSI/ESD STM5.3.1- 1999	1Ω, Cpkg	±1500V	NA	C6
HBM	16-SOIC_W	ANSI/ESD STM5.1-2007	1.5kΩ, 100pF	±2000V	NA	2
MM		ANSI/ESD STM5.2-1999	0Ω, 200pF	±100V	NA	M2

Table 4: ESD Test Results (ADuM5200)

Latch-Up Test Results

Six samples of the ADuM5200 were Latch-up tested at $T_A=25^{\circ}C$ per JEDEC Standard JESD78, Class I, Level A. All six devices passed.

Approvals

This report has been approved by electronic means (5.0). Reliability Engineer: Arnaud Sow



Additional Information

Data sheets and other additional information are available on Analog Devices' web site.